

Ahmed S. Emara, Ph.D., P.Eng.

Nationality: Canadian

Email: ahmed.emara@mail.mcgill.ca

Address: 25 Capreol Crt, Toronto, ON, Canada

Personal Professional Website: <https://www.ahmedsemara.info/>

Google Scholar: <https://scholar.google.com/citations?user=7ksSwu8AAAAJ&hl=en>

LinkedIn Profile: <https://www.linkedin.com/in/ahmed-s-emara-ph-d-p-eng-27bb6084/>

Education

- **McGill University**, Montreal, Quebec, Canada
Ph.D. in Electrical and Computer Engineering, September 2016 – November 2021
Thesis Title: Design of Calibration DACs using Periodic Sequences from Sigma-Delta Modulators
Advisor: Gordon W. Roberts
- **The American University in Cairo (AUC)**, Cairo, Egypt
M.Sc. in Electronics and Communications Engineering, September 2014 – June 2016
Thesis Title: On the Production Testing of Analog and Digital Circuits
Advisor: Hassanein H. Amer
- **The American University in Cairo (AUC)**, Cairo, Egypt
B.Sc. in Electronics and Communications Engineering, September 2009 – June 2014

U.S. Patent Publication

1- Sadok Aouini, **Ahmed S. Emara**, Gordon W. Roberts, Mahdi Parvizi and Naim Ben-Hamida, “Extremely-Fine Resolution Sub-Ranging Current Mode Digital-Analog-Converter using Sigma-Delta Modulators,” U.S. Patent 10,425,099, Filed: November 29, 2018, Granted: September 24, 2019.

Book Chapter Publication

2- Sherif H. Amer, Ahmed H. Madian, Hany Elsayed and **Ahmed S. Emara**, “Theory, Modeling and Design of Memristor-Based Min-Max Circuits,” Advances in Memristors, Memristive Devices and Systems, Springer, 2017, 187-205.

Journal Publications

3- Mahmood A. Mohammed, Feras Al-Dirini, **Ahmed S. Emara**, and Gordon W. Roberts. “Design for Slew-Rate in Multi-Stage CMOS OTAs,” accepted for publication in IEEE Transactions on Circuits and Systems I: Regular Papers, July 2025.

4- **Ahmed S. Emara**, Denis Romanov, Gordon W. Roberts, Sadok Aouini, Mahdi Parvizi and Naim Ben-Hamida, “An Area-Efficient High-Resolution Segmented $\Sigma\Delta$ -DAC for Built-In Self-Test Applications,” IEEE Transactions on Very Large Scale Integration (TVLSI) Systems, vol. 29, no. 11, pp. 1861-1874, November 2021.

5- **Ahmed S. Emara**, Denis Romanov, Gordon W. Roberts, Sadok Aouini, Mahdi Parvizi and Naim Ben-Hamida, “Optimized Periodic $\Sigma\Delta$ Bitstreams for DC Signal Generation used in Dynamic Calibration Applications,” IEEE Open Journal of Circuits and Systems (OJ-CAS), Vol. 1, Issue. 1, pp. 3-12, March 2020.

6- **Ahmed S. Emara**, A. H. Madian, H. H. Amer, S. H. Amer and M. B. Abdelhalim, “On the Production Testing of Memristor Ratioed Logic (MRL) Gates,” *Circuits and Systems*, Scientific Research Publishing, Vol. 7, August 2016, pp. 3016-3025.

Conference Publications

7- Sherif H. Amer, **Ahmed S. Emara**, Hassanein H. Amer, “Method for Yield Enhancement of ReRAM Memory Arrays via Reference Voltage Calibration,” proceedings of Nanotechnology Materials and Devices Conference (NMDC), October 2024.

8- Mahmood A. Mohammed, **Ahmed S. Emara**, Gordon W. Roberts, “Slew-Rate Analysis of Scalable Multi-Stage CMOS Operational Transconductance Amplifiers,” proceedings of Midwest Symposium on Circuits and Systems (MWSCAS), August 2024.

9- Fekry Y. Mohamed, **Ahmed S. Emara**, Hassanein H. Amer, “Detection of Catastrophic Faults in 6-bit R-2R Ladder DAC,” proceedings of International Conference on Electrical, Electronics, and Information Engineering (ICEEIE), September 2023, pp. 1-5.

10- Beatrice Shokry, Hassanein Amer, Ramez Daoud, Mahmoud Rumman and **Ahmed S. Emara**, “Error Detection and Masking Circuit with High Diagnosability for Redundant Sensors,” proceedings of Mediterranean Embedded Computing Resources (MECO), June 2023, pp. 1-5.

11- **Ahmed S. Emara**, Gordon W. Roberts, Sadok Aouini, Mahdi Parvizi, and Naim Ben-Hamida, “Using Optimized Butterworth-Based $\Sigma\Delta$ Bitstreams for the Testing of High-Resolution Data Converters,” proceedings of New Circuits and Systems (NEWCAS), June 2020, pp. 299-302.

12- **Ahmed S. Emara**, Gordon W. Roberts, Sadok Aouini, Mahdi Parvizi and N. Ben-Hamida, “Selecting the Fastest Settling-Time Filter in PDM-based DACs used for Dynamic Calibration Applications,” proceedings of Midwest Symposium on Circuits and Systems (MWSCAS), August 2019, pp. 900-903.

13- **Ahmed S. Emara**, Gordon W. Roberts, Sadok Aouini, Mahdi Parvizi and N. Ben-Hamida, “On the Design of DACs for Dynamic Calibration Applications using Periodic Sequences from $\Sigma\Delta$ Modulators,” proceedings of the Circuits, Devices and Systems Symposium of the IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), May 2019, pp. 1-4.

14- **Ahmed S. Emara**, A. H. Madian, H. H. Amer, S. H. Amer, and M. B. Abdelhalim, “Testing of memristor ratioed logic (MRL) XOR gate,” proceedings of the International Conference on Microelectronics (ICM), December 2016, pp. 181–184.

15- M. N. Shaker, A. H. Madian, M. B. Abdelhalim, S. H. Amer, **Ahmed S. Emara** and H. H. Amer, “Effect of open faults in FPGA switch matrices on fault detection mechanisms,” proceedings of the International Conference on Microelectronics (ICM), December 2016, pp. 233–236.

16- A. Abdulslam, S. H. Amer, **Ahmed S. Emara**, and Y. Ismail, “Evaluation of multi-level buck converters for low-power applications,” in proceedings of the International Symposium on Circuits and Systems (ISCAS), May 2016, pp. 794–797.

- 17- S. H. Amer, A. H. Madian, H. Elsayed and **Ahmed S. Emara**, “Effect of the memristor threshold current on memristor-based Min-Max circuits,” proceedings of the International Modern Circuits and Systems Technologies (MOCASST), May 2016, pp. 1-4.
- 18- **Ahmed S. Emara**, A. H. Madian, H. H. Amer and S. H. Amer, “High Coverage Test for the Second Generation Current Conveyor,” proceedings of the International Conference on Electronics, Circuits, and Systems (ICECS), December 2015, pp. 429-432.
- 19- S. H. Amer, A. H. Madian and **Ahmed S. Emara**, “Design and Analysis of Memristor-based min-max circuit,” proceedings of the International Conference on Electronics, Circuits, and Systems (ICECS), December 2015, pp. 187-190.
- 20- S. H. Amer, A. H. Madian and **Ahmed S. Emara**, “Memristor-based Center-Of-Gravity (COG) defuzzifier circuit,” proceedings of the European Conference on Circuit Theory and Design (ECCTD), August 2015, pp. 1-4.
- 21- R. Mohie Eldin, **Ahmed S. Emara**, S. H. Amer, M. M. Fouad, A. H. Madian, H. H. Amer, M. B. Abdelhalim and H. H. Draz, “Effect of the Resistance of Open and Short Faults on the Production Testing of MCML Gates,” proceedings of the Biennial Baltic Electronics Conference (BEC), October 2014, pp. 81-84.
- 22- S. H. Amer, **Ahmed S. Emara**, R. Mohie-Eldin, M. M. Fouad, A. H. Madian, H. H. Amer, M. B. Abdelhalim and H. H. Draz, “Testing current mode two-input logic gates,” proceedings of the Circuits, Devices and Systems Symposium of the IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), May 2014, pp. 1-6.

Industrial Experience

Staff AMS Circuit Design Engineer, **Marell Technology**, Toronto, ON, Canada (January 2025 – Present)

- Optimized MIM capacitor layout and power grid using **EMX-based** parasitic extraction.
- Designing and verifying the **Rx AFE sideband module** which included **resistive ladder DAC**, **Decoding Logic**, **Oscillator** and an **Auto Zeroing Comparator**.
- Designed and verified a **dead zone phase detector** with a dead zone window < 500 ps.

Senior AMS Circuit Design Engineer, **Synopsys**, Mississauga, ON, Canada (July 2021 – January 2025)

- Designed and verified **AC coupled resistive feedback inverter Duty Cycle Correction (DCC)** circuit in T_X of SerDes, which included a 7-bit current DAC: Freq = 16 GHz, DCC range < 12%, DCC step < 0.2%, D_J < 120 fs, R_J < 70 fs, Power < 10 mW across PVT + MC, PCIe6 compliant.
- Designed and verified **Clock signal calibration** circuit which included **four-phase generator** and a **static phase interpolator (PI)** circuit in T_X of SerDes: Freq = 8 GHz, Resolution step < 4 ps, 45% < DC < 55%, D_J < 200 fs, R_J < 80 fs, Power < 2 mW across PVT + MC, PCIe6 compliant.
- Designed and verified **Sub 1V bandgap reference** circuit, which included startup circuit, chopper circuit and RC LPF biased current mirror: V_{BG} = 800 mV, V_{BG} variation = ± 2%, and I_{ref} = 20 μA, Power = 700 μW across PVT + MC, E112 and PCIe6 compliant.

Research Assistant, **Ciena Corporation**, Ottawa, ON, Canada (Sept 2016 - June 2021)

- Designed, verified and taped-out **segmented $\Sigma\Delta$ current steering DAC**: Resolution = 12-bits, F_s = 20 MHz, DNL < 0.63 LSB, INL < 0.87 LSB, Area = 0.5 mm² V_{DD} = 1.2 V.
- Designed and verified **1-Bit, 1st order $\Sigma\Delta$ -ADC** V_{dd} = 1.2 V, SNDR > 50 dB, BW = 20 kHz.

Research Assistant, **Center of Nanoelectronics and Devices**, Cairo, Egypt (September 2014 - June 2016)

- Designed and verified **Low-Dropout (LDO)** Efficiency = 84%, Ripples = 60 mV, V_{DD} = 1.2 V.
- Designed and verified **switched capacitor** and **Buck DC-DC converters**.
- Modeled power consumption in **DC-DC converters**.

Teaching Experience

Teaching Assistant, **Electrical and Computer Engineering Dept, McGill University**, Montreal, QC, Canada

- **Mixed-Signal Test Techniques** (ECSE 435): Winter 2020 and Winter 2018
- **Microelectronics** (ECSE 335): Fall 2019
- **Analog Microelectronics** (ECSE 534): Fall 2019
- **Introduction to Electronics** (ECSE 331): Fall 2017

Teaching Assistant, **Electronics and Communications Engineering Dept, AUC**, Cairo, Egypt

- **Testing of Digital Circuits** (ECNG 413/4103): Spring 2016
- **Digital Logic Design** (ECNG 210/2101): Fall 2014, Spring 2015 and Fall 2015

Research Supervision

- Co-Supervisor, Fekry Mohamed – Detection of Catastrophic Faults in Data Converters, American University in Cairo, 2023. This work resulted in the publication:
 - Fekry Y. Mohamed, **Ahmed S. Emara**, Hassanein H. Amer, “Detection of Catastrophic Faults in 6-bit R-2R Ladder DAC,” proceedings of International Conference on Electrical, Electronics, and Information Engineering (ICEEIE), September 2023, pp. 1-5.
- Co-Supervisor, Beatrice Shokry – Error Detection and Masking Circuit with High Diagnosability for Redundant Sensors, American University in Cairo, 2023. This work resulted in the publication:
 - Beatrice Shokry, Hassanein Amer, Ramez Daoud, **Ahmed S. Emara**, “Error Detection and Masking Circuit with High Diagnosability for Redundant Sensors,” proceedings of Mediterranean Embedded Computing Resources (MECO), June 2023, pp. 1-5.

Journal and Conference Activities

- **Executive Editor**, International Journal of Circuit Theory and Application (IJCTA), 2024-Present
- **Technical Program Committee (TPC) Member**, The International Conference on Microelectronics (ICM), 2019-2025.
- **Reviewer**, IEEE Transactions on Circuits and Systems: Express Briefs, 2021